EAST SEARCH

6/6/05

L#	Hits	Search String	Databases
L1	14342	(microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circuit$ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L2	14404	(((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circuit$ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L3	1243	((((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circuit USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L4	43	(((((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circui USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L5	24	(((((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circu USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L6	3	(((((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circu USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L7	3	(((((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circu USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L8	7	(((((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circuit$1 or system$1)) or ((anti-resonance near2 (circuit$1 or system$1)))) and ((circuit$1 or load))	
		(((((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circuit$1 or system$1)) or ((anti-resonance near2 (circuit$1 or system$1)))) and (resistor$1 with (model$3 or simulat$3)) with	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L9	4	"voltage controlled")	
L10	1	((((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circu USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L11	30	((((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circu USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L12	64	((((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circu USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L13	1	((((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circu USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L14	6	((((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circu USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L15	6	((((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circu USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L16	63	((((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circu USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L17	17	(anti-resonance near2 (circuit$1 or system$1)) USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L18	166	anti-resonance with (model$3 or simulat$3) USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L19	21	anti-resonance with filter$1 USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L20	59625	(anti-resonance with filter$1) and simulat$3 USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L21	265	(resonance or resonant) with circuit$1 USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L22	6	(resonance or resonant) with circuit$1 with simulat$3 USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L23	15	((resonance or resonant) with circuit$1 with simulat$3) and "leading edge" USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L24	2	((resonance or resonant) with circuit$1 with simulat$3) and (clock adj (signal or cycle)) USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L25	7	((resonance or resonant) with circuit$1 with simulat$3) and (simulat$3 with (clock adj (signal or USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L26	5	((((microprocessor or microcomputer or CPU or (processing adj unit)) with (power near2 (circu USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L27	1	((resonance or resonant) with circuit$1 with simulat$3) and (resistor$1 with "voltage controlled" USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L28	1	((resonance or resonant) with circuit$1) and (circuit$1 with simulat$3 with "leading edge") USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L29	4	((resonance or resonant) with circuit$1) and (simulat$3 with "leading edge") USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
L30	30	("integrated circuit" or "power model") with "transistor description" USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	
		(transistor near2 model$3) with ((resistance or resistor) near2 model$1) with ((capacitance or c USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	

Patent No.	Title	Date	Class
US 6110219 A	Model for taking into account gate resistance induced propagation delay	20000829	716/1
US 5790017 A	Vehicle turn signal control system and method	19980804	340/475
US 5774358 A	Method and apparatus for generating instruction/data streams employed to verify hardware im|	19980630	700/86
US 5638294 A	Device and method for calculating delay time	19970610	716/5
US 5553008 A	Transistor-level timing and simulator and power analyzer	19960903	703/14
US 5548539 A	Analysis mechanism for system performance simulator	19960820	703/6
US 5533197 A	Method to assess electromigration and hot electron reliability for microprocessors	19960702	714/55
US 5446676 A	Transistor-level timing and power simulator and power analyzer	19950829	703/19
US 5247468 A	System for calculating and displaying user-defined output parameters describing behavior of st	19930921	703/14
US 5202841 A	Layout pattern verification system	19930413	716/5
US 5202639 A	Method and apparatus for testing analogue circuits	19930413	324/537
US 5130563 A	Optoelectronic sensory neural network	19920714	706/40
US 5084824 A	Simulation model generation from a physical data base of a combinatorial circuit	19920128	716/11
US 5049841 A	Electronically reconfigurable digital pad attenuator using segmented field effect transistors	19910917	333/81R
US 4755741 A	Adaptive transistor drive circuit	19880705	323/289
US 3626367 A	VEHICLE SUBSYSTEM MONITORS	19711207	340/462
JP 2001005842 A	DEVICE AND METHOD FOR SIMULATING ELECTRIC CIRCUIT	20010112	
NN901082	Voltage-Controlled Oscillator.	19901001	
US 2004056103 A1	Arrangement for registration	20040325	235/487

sun microsystems and ((resonance or anti-resonance) near2 circuit) : Check for double patenting

Patent No.	Title	Date	Class
US 6842351 B2	Method and apparatus for I/O resonance compensation	20050111	363/39
US 6781355 B2	I/O power supply resonance compensation technique	20040824	323/233
US 6571184 B2	System and method for determining the decoupling capacitors for power distribution systems v	20030527	702/65
US 6483341 B2	CMOS-microprocessor chip and package anti-resonance apparatus	20021119	326/30
US 6456107 B1	CMOS-microprocessor chip and package anti-resonance method	20020924	326/27
US 6441640 B1	CMOS-microprocessor chip and package anti-resonance pass-band shunt apparatus	20020827	326/30
US 6279379 B1	Apparatus and methods for performing acoustical measurements	20010828	73/24.01
US 6199423 B1	Apparatus and methods for performing acoustical measurements	20010313	73/1.82
US 6192739 B1	Apparatus and methods for performing acoustical measurements	20010227	73/24.01
US 6116080 A	Apparatus and methods for performing acoustical measurements	20000912	73/24.05
US 20040165406 A	Power supply resonance compensation system for printed circuit board system, has damping c	20040826	
US 6501328 B	Power supply noise reduction method for delay locked loop power supply system, involves con	20021231	
US 20020143509 A	Anti-resonance circuit modeling apparatus used in computer, has transistor and capacitor conn	20021015	
US 6396316 B	Buffer circuit for use in computer system specifies inductance and capacitance values of LC cir	20020528	

US 1022577105P1

Legal Date: 07-06-2005

No.	Doccode	Number of pages
1	CTNF	6
2	892	1
3	BIB	1
4	SRFW	1
5	FWCLM	1

Total number of pages: 10

Remarks:

Order of re-scan issued on ....